Abstract-Dual-rail logic circuit elements based on rapid single-flux-quantum (RSFQ) technology have been designed and simulated.
INTRODUCTION
As operating speed of circuits and systems increase, problems with timing and synchronization become more serious. Rapid single-flux-quantum (RSFQ) [l] is known to be an ultrafast device for digital processing. In RSFQ circuits, even though a microstrip line is used as a interconnection wire the propagation delay (-10 ps/mm) would be no longer negligible, compared with the gate delay (-10 pslgate). This fact makes clock distribution and circuit synchronization hard. Moreover, in consequence of its representation of the binary data ( Fig. 1 (a) ), an RSFQ logic element needs a "clock" pulse for each operation. Therefore, problems associated with clock distribution is still more significant for RSFQ circuits Flow clocking method [ l ] is a good solution to the problem because it does not require global synchronization. Flow clocking is a strong strategy for a serial processing, especially a simple straight-line pipeline structure. Such straight-line pipelined circuits with flow clocking scheme have been implemented [2] , [ 3 ] . However, although no global synchronization is necessary, the flow clocking scheme assumes local synchronization of data and "clock" pulses, and complete knowledge of delays in the local region is necessary. As operating speed and complexity of the circuit increase, it would become harder to localize the timing in small area. Consequently, the delay estimate becomes Technology difficult and the design cost increases seriously. Moreover, flow-clocked circuits operate with the worst-case delay since the delays in "clock" lines are fixed so as to satisfy the condition of the local synchronization. Thus, for a complex and large scale system, flow clocking scheme would not enjoy the high-speed operation of RSFQ.
Dual-rail logics have a possibility of solving the above problems with flow clocking [4] , [5] . Dual-rail logic circuits can operate without an external timing signal since dual-rail data include timing information in themselves. In dual-rail scheme a pair of (true-and false-) signal lines is used for one-bit information; the appearances of an SFQ pulse on the true-line and the false-line are defined as the binary "1" and "0", respectively ( Fig. l(b) ). The arrival of a pulse at one line of a dual-rail pair means the arrival of data immediately.
In this paper we present an improved design of dual-rail logic elements based on RSFQ technology. The number of circuit elements per cell and the input/output delay of the circuits are smaller than those of our previous design [6] , while margins for the supply voltage are estimated to be comparable. A scheme of transferring data from a serial flowclocked block to a parallel dual-rail block is also described, which uses an asynchronous dual-rail demultiplexer.
RSFQ DUAL-RAIL LOGIC ELEMENTS
For simulations described in this section, the critical current density J,, the specific capacitance C, and the junctions which function as merely a buffer stage. As a result, the number of circuit elements has been reduced to about 60% of that of our previous version. Numerical simulation has confirmed that the circuit operates properly for all correct inputs, regardless of arrival timing of input pulses, An example of simulation results is shown in Fig. 2(b) . The margins for the supply voltage have been calculated to be +25%. Input/output delays, delays between the latter input and the output, are in the range of 42 ps to 52 ps. Apparently, this dual-rail AND functions as an OR, a NAND and a NOR of dual-rail logic family. An equivalent circuit of an RSFQ dual-rail XOR is shown in Fig. 3(a) , which consists of 30Junctions, 32 inductors and 12 bias lines. Basic concept of this new XOR is the same as that of previous ones [6] . This dual-rail XOR includes two XOR cells of RSFQ family. True-output is calculated by one of the XORs as a (33 b , while false-output by the other as u O g . Similar to the AND element, some functionless junctions have been removed so that the number of the circuit elements has been reduced. Proper operation of the circuit has been confirmed by numerical simulation (Fig. 3(b) ).
Input/output delays are calculated to be about 40 ps. The calculated margins for the supply voltage are *27.5%.
Using these logic elements, any combinational logic circuit can easily be constructed without a timing analysis. Since the proposed elements generate the output immediately after the completion of the input, the combinational circuit consisting of them operates with the average-case delay instead of the worst-case delay.
DATA TRANSFER FROM A FLOW-CLOCKED BLOCK TO A DUAL-RAIL BLOCK
The best solution for the timing scheme depends on each system. For most real applications it is likely that more than one timing scheme exists in a system. In this section, we present a concept of data transfer scheme from serial flowclocked block to parallel dual-rail block, using an asynchronous dual-rail demultiplexer.
A schematic diagram of an one-to-two cell of a fully asynchronous dual-rail demultiplexer (demux) is shown in Fig. 4(a) . This demux cell consists of two B-flip-flop-based T*RS flip-flops (T*RSFF) [9], a T flip-flop (TFF), a confluence buffer (CBI and four pulse splitters (PS). Similar demux using dual-rail scheme in part has been proposed by Deng, Whiteley and Van Duzer [5] . In their design, although the initial timing can be obtained from a dual-rail input datum, the timing information is lost at outputs since output data are represented in the single-rail form. The demux cell proposed here operates fully asynchronously since both input and output data are dual-railed. A pulse arriving at the demux cell is split in two at the input terminal. While one triggers one of the T*RSFFs and generates an output pulse, the other is directed by TFF and sets (or resets) the T*RSFFs. The only timing condition required for proper operation is that the T*RSFF should be set (or reset) after generating an output pulse, which can be localized in small region. Once an appropriate design of the demux cell is obtained, an one-to-N demux block can easily be constructed as shown in Fig. 4(b) . Note that this asynchronous dual-rail demux tree is made of only the one-to-two demux cells; no external timing signal nor additional control circuit is necessary. Fig. 5 shows a block diagram of a possible system consisting of a single bit-wide serial flow-clocked block and a parallel dual-rail block. Output data of the flow-clocked block is stored in DFFC and then is converted into dual-rail form. This dual-rail data is assigned to each input of the dual-rail block by an asynchronous dual-rail demux in Fig.   4(b) . After arrival of each input pulse, the dual-rail block starts data processing asynchronously. Such a system as shown in Fig. 5 , combining serial flow-clocked and parallel dual-rail blocks, would be useful for many real application, since flow clocking scheme is suitable for simple serial architecture and dual-rail scheme for parallel architecture.
IV. DISCUSSIONS
Self-timing operation is a big advantage of a dual-rail logic. Once elementary cells operating without an external timing signal are designed appropriately, a larger circuit block can easily be constructed as a simple network of the cells.
Complicated timing analysis is unnecessary. It reduces design cost of large and complex circuits, e.g., random logics and logics with many data feedbacks, drastically. Moreover, in contrast to flow-clocked circuits, dual-rail circuits operate with the average-case delay. Even if circuits and systems become larger and more complex, reduction of operating speed is not so serious.
There are some disadvantages of dual-rail logics. First, dual-rail scheme costs overhead. Dual-rail implementation requires more circuit elements than flow clocking implementation. For example, our dual-rail XOR includes 30 junctions while an XOR of the conventional RSFQ family includes 8 junctions. Moreover, on the elementary cell level, a dual-rail circuit element operates slower than a flow-clocked one. Therefore dual-rail scheme is not a good selection for small and simple systems. Second, some sequential RSFQ elements playing an important role in our implementations of dual-rail circuits, e.g., coincidence junction and T flip-flop, cannot be reset externally. Therefore initialization of the circuit in arbitrary state is almost impossible. This fact might make testing of the asynchronous dual-rail circuit difficult and become serious problem for the practical application.
V. CONCLUSION asynchronously and have wide margins for the supply voltage. A fully asynchronous dual-rail demultiplexer has been also proposed. This demultiplexer is usefuli for transferring data from a serial flow-clocked circuit to a parallel dual-rail circuit.
Unlike flow-clocked circuit, a dual-rail circuit can operate without an external timing signal since dual-rail data have timing information in themselves. Dual-rail scheme makes 142, March 1996. the design of large and complex RsFQ circuits easy. Because a dual-rail circuit operates with the average-case delay, it can circuits and systems become larger and more complex.
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